Design and implementation of an 11-bit non-linear interpolation DAC

S. Eisa, K. Shehata, H. Ragai
{"title":"Design and implementation of an 11-bit non-linear interpolation DAC","authors":"S. Eisa, K. Shehata, H. Ragai","doi":"10.1080/00207210701827855","DOIUrl":null,"url":null,"abstract":"In this paper a novel design of an 11 bit digital-to-analog converter (DAC) is introduced. The design is to be integrated in a direct digital frequency synthesizer (DDKS). The designing of a DAC is critical due to its poor performance and low speed. The proposed design consists of three modules, a linear DAC, a nonlinear DAC and a nonlinear interpolation DAC. Each module contributes in enhancing the DAC performance. The DAC is integrated and simulated using Mentor Graphic tools. The simulation was done using a 3.3V, 0.35mu CMOS technology","PeriodicalId":399250,"journal":{"name":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","volume":"&NA; 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/00207210701827855","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper a novel design of an 11 bit digital-to-analog converter (DAC) is introduced. The design is to be integrated in a direct digital frequency synthesizer (DDKS). The designing of a DAC is critical due to its poor performance and low speed. The proposed design consists of three modules, a linear DAC, a nonlinear DAC and a nonlinear interpolation DAC. Each module contributes in enhancing the DAC performance. The DAC is integrated and simulated using Mentor Graphic tools. The simulation was done using a 3.3V, 0.35mu CMOS technology
一个11位非线性插值DAC的设计与实现
本文介绍了一种新型的11位数模转换器(DAC)的设计。该设计将集成在直接数字频率合成器(DDKS)中。由于DAC的性能差、速度慢,其设计至关重要。本设计由线性DAC、非线性DAC和非线性插值DAC三个模块组成。每个模块都有助于提高DAC的性能。使用Mentor Graphic工具集成和模拟DAC。仿真采用3.3V, 0.35mu CMOS技术完成
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信