BIST Based Performance Evaluation of  Field Programmable Analog Arrays

S. Charhate, D. Mishra
{"title":"BIST Based Performance Evaluation of  Field Programmable Analog Arrays","authors":"S. Charhate, D. Mishra","doi":"10.1109/ICETET.2008.169","DOIUrl":null,"url":null,"abstract":"A typical field programmable analog array consists of configurable analog arrays (CABs), I/O blocks, an interconnection network and memory registers for device programming. For testing purposes, this FPAA partitioning also applies. Taking advantage of the inherent programmability of the FPAAs, BIST (built-in-self-testing) based scheme is used to obtain an error signal representing the difference between fault free and faulty circuits. A comparison between the various testing methodologies is done in terms of area overhead, circuit performance degradation, fault coverage etc.","PeriodicalId":269929,"journal":{"name":"2008 First International Conference on Emerging Trends in Engineering and Technology","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 First International Conference on Emerging Trends in Engineering and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICETET.2008.169","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A typical field programmable analog array consists of configurable analog arrays (CABs), I/O blocks, an interconnection network and memory registers for device programming. For testing purposes, this FPAA partitioning also applies. Taking advantage of the inherent programmability of the FPAAs, BIST (built-in-self-testing) based scheme is used to obtain an error signal representing the difference between fault free and faulty circuits. A comparison between the various testing methodologies is done in terms of area overhead, circuit performance degradation, fault coverage etc.
基于BIST的现场可编程模拟阵列性能评估
典型的现场可编程模拟阵列由可配置的模拟阵列(cab)、I/O块、互连网络和用于设备编程的存储器寄存器组成。出于测试目的,这种FPAA分区也适用。利用FPAAs固有的可编程性,采用基于BIST(内置自检)的方案来获得表示无故障电路和故障电路之间差异的错误信号。在面积开销、电路性能退化、故障覆盖等方面对各种测试方法进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信