Concurrent online BIST for sequential circuits exploiting input reduction and output space compaction

Abstract

In this work, we combine the input vector monitoring concurrent BIST paradigm with input reduction (in order to reduce the Concurrent Test Latency) and Space Compaction of the output responses (in order to reduce the hardware overhead) and examine its implementation on the concurrent testing of sequential modules.