Configurable SID-based multi-core simulators for embedded system education

Workshop on Embedded and Cyber-Physical Systems Education Pub Date : 2009-10-15 DOI:10.1145/1719010.1719021

Chung-Wen Huang, W. Shih, Yarsun Hsu, Jenq-Kuen Lee

{"title":"Configurable SID-based multi-core simulators for embedded system education","authors":"Chung-Wen Huang, W. Shih, Yarsun Hsu, Jenq-Kuen Lee","doi":"10.1145/1719010.1719021","DOIUrl":null,"url":null,"abstract":"With the emerging of multi-core designs for embedded systems, there is a need of multi-core simulation tools for courseware and class experiments. In this paper, we present a multi-core SID-based simulation framework useful for exercises and hands-on labs for embedded multi-core courses. The SID is a component-based simulation framework upon which a set of simulation components, such as processors, memory, DMAs, LCDs, and other peripherals are built. Our tool includes ingenious MPU IP, and PAC DSP IP with distributed register files. Each of the components is attached with an interconnection adaptor. The adaptor in our design enables the simulation to be done in the functional layer or in the TLM layer for the interconnection networks. Besides, the communication performance of the system can be evaluated in different types of interconnection networks. In addition, our tool supports profiling capability and time-reversible execution, which enables a rich set of experiments in teaching embedded multi-core courses. Finally, we also present a set of possible courses to be based on this set of tools.","PeriodicalId":121254,"journal":{"name":"Workshop on Embedded and Cyber-Physical Systems Education","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-10-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Workshop on Embedded and Cyber-Physical Systems Education","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1719010.1719021","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

Abstract

With the emerging of multi-core designs for embedded systems, there is a need of multi-core simulation tools for courseware and class experiments. In this paper, we present a multi-core SID-based simulation framework useful for exercises and hands-on labs for embedded multi-core courses. The SID is a component-based simulation framework upon which a set of simulation components, such as processors, memory, DMAs, LCDs, and other peripherals are built. Our tool includes ingenious MPU IP, and PAC DSP IP with distributed register files. Each of the components is attached with an interconnection adaptor. The adaptor in our design enables the simulation to be done in the functional layer or in the TLM layer for the interconnection networks. Besides, the communication performance of the system can be evaluated in different types of interconnection networks. In addition, our tool supports profiling capability and time-reversible execution, which enables a rich set of experiments in teaching embedded multi-core courses. Finally, we also present a set of possible courses to be based on this set of tools.

查看原文本刊更多论文

嵌入式系统教育可配置的基于sid的多核模拟器

随着嵌入式系统多核设计的兴起，课件和课堂实验都需要多核仿真工具。在本文中，我们提出了一个基于多核sid的仿真框架，用于嵌入式多核课程的练习和动手实验。SID是一个基于组件的仿真框架，在其上构建了一组仿真组件，如处理器、内存、dma、lcd和其他外围设备。我们的工具包括巧妙的MPU IP，和PAC DSP IP与分布式寄存器文件。每个组件都附有一个互连适配器。本设计中的适配器可以在互连网络的功能层或TLM层进行仿真。此外，还可以在不同类型的互联网络中评估系统的通信性能。此外，我们的工具支持分析功能和时间可逆执行，这使得在教学嵌入式多核课程时能够进行丰富的实验。最后，我们还提出了基于这组工具的一组可能的课程。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Workshop on Embedded and Cyber-Physical Systems Education

自引率

0.00%

发文量