A Hardware-in-the-Loop Simulation Environment for Real-Time Systems Development and Architecture Evaluation

Abstract

In this paper we present a technology for integration of distributed real-time embedded systems (RTES) based on hardware-in-the loop simulation. The environment to support this technology is described. This environment also enables simulation-based evaluation of RTES architecture on early stages of RTES development.