A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects

N. Nakamura, T. Yoshizawa, T. Watanabe, H. Miyajima, S. Nakao, N. Yamada, K. Fujita, N. Matsunaga, H. Shibata
{"title":"A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects","authors":"N. Nakamura, T. Yoshizawa, T. Watanabe, H. Miyajima, S. Nakao, N. Yamada, K. Fujita, N. Matsunaga, H. Shibata","doi":"10.1109/IITC.2004.1345756","DOIUrl":null,"url":null,"abstract":"A plasma damage resistant hybrid (polyarylene ether (PAR)/SiOC) dielectric structure using the ultra low-k (ULK) films with k value of 2.2 was demonstrated for Cu dual-damascene (DD) interconnects. The reliability issues attributed to plasma process induced damage to ULK films were clarified and resolved. As well as ULK film selection with plasma damage resistance, insertion of a low-k buffer layer with k value of 3.0 between SiOC and PAE and damage restoration process using hydrophobic treatment were found to be most important factors for robust ULK process integration.","PeriodicalId":148010,"journal":{"name":"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2004.1345756","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A plasma damage resistant hybrid (polyarylene ether (PAR)/SiOC) dielectric structure using the ultra low-k (ULK) films with k value of 2.2 was demonstrated for Cu dual-damascene (DD) interconnects. The reliability issues attributed to plasma process induced damage to ULK films were clarified and resolved. As well as ULK film selection with plasma damage resistance, insertion of a low-k buffer layer with k value of 3.0 between SiOC and PAE and damage restoration process using hydrophobic treatment were found to be most important factors for robust ULK process integration.
一种用于45nm节点铜双砷互连的抗等离子体损伤超低k混合介电结构
采用k值为2.2的超低k (ULK)薄膜制备了一种抗等离子体损伤的聚芳醚(PAR)/SiOC杂化介电结构。由等离子体工艺引起的ULK膜损伤的可靠性问题得到了澄清和解决。研究发现,ULK薄膜选择具有抗等离子体损伤能力、在SiOC和PAE之间插入k值为3.0的低k缓冲层以及采用疏水处理的损伤恢复过程是实现ULK工艺集成的最重要因素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信