Extensible and reconfigurable multi-core processor connecting method

Wenli Tu, Hong Guo, Shuang Chen, Jin Zhang
{"title":"Extensible and reconfigurable multi-core processor connecting method","authors":"Wenli Tu, Hong Guo, Shuang Chen, Jin Zhang","doi":"10.1109/ICIEA.2018.8398140","DOIUrl":null,"url":null,"abstract":"With the development of the integrated circuit manufacturing process, it is difficult to further improve the performance of single-core processor. More and more attention has been paid to multi-core processor. The paper discloses an extensible re-configurable multi-core processor connection method. The method constructs an on-chip network through an on-chip router and a on-chip connection for connecting programmable logic blocks. This paper constructs an extensible re-configurable multi-core processor connection method based on the on-chip network. A plurality of configured processing units can communicate through the on-chip network. This method implements the on-chip network connection of programmable logic blocks. It can reduce the wiring area, improve the efficiency of the use of on-chip area and make the chip structure easier to expand.","PeriodicalId":140420,"journal":{"name":"2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA)","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIEA.2018.8398140","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

With the development of the integrated circuit manufacturing process, it is difficult to further improve the performance of single-core processor. More and more attention has been paid to multi-core processor. The paper discloses an extensible re-configurable multi-core processor connection method. The method constructs an on-chip network through an on-chip router and a on-chip connection for connecting programmable logic blocks. This paper constructs an extensible re-configurable multi-core processor connection method based on the on-chip network. A plurality of configured processing units can communicate through the on-chip network. This method implements the on-chip network connection of programmable logic blocks. It can reduce the wiring area, improve the efficiency of the use of on-chip area and make the chip structure easier to expand.
可扩展和可重构的多核处理器连接方法
随着集成电路制造工艺的发展,单核处理器的性能难以进一步提高。多核处理器越来越受到人们的关注。本文公开了一种可扩展可重构的多核处理器连接方法。该方法通过片上路由器和片上连接构建片上网络,用于连接可编程逻辑块。本文构建了一种基于片上网络的可扩展可重构多核处理器连接方法。多个配置的处理单元可以通过片上网络进行通信。该方法实现了可编程逻辑块的片上网络连接。它可以减少布线面积,提高片上面积的使用效率,使芯片结构更容易扩展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信