Pulse interferences detection and measurement PLD-based algorithm: Algorithm and functional diagram

Abstract

The possibility of circuit design of pulse interferences detection and measurement PLD (programmable logic device)-based algorithms with different time characteristics (front slope from 3.5 ns to 5 ms) are described in this paper. Presented results allows to develop PLD-based digital unit for pulse interference detection and its characteristics measurement.