Performance of dielectric resonator oscillator for spacecraft transponding modem

N. Mysoor, S. Kayalar, C. Andricos, G. Walsh
{"title":"Performance of dielectric resonator oscillator for spacecraft transponding modem","authors":"N. Mysoor, S. Kayalar, C. Andricos, G. Walsh","doi":"10.1109/AERO.2001.931349","DOIUrl":null,"url":null,"abstract":"A new Spacecraft Transponding Modem (STM) is being developed for deep space communication applications. The STM receives an X-band (7.17 GHz) uplink signal and generates an X-band (8.4 GHz) and a Ka-band (32.0 GHz) coherent or noncoherent downlink signals. The STM architecture incorporates three miniature dielectric-resonator-oscillators (DRO). These DROs are used in receiver and exciter frequency synthesis phase-locked loops (PLL) in the STM. The DROs are designed with custom developed monolithic microwave integrated circuit (MMIC) negative resistance oscillator chips. DROs are laid out on alumina substrates in RF cavity fixtures of 18 mm/spl times/18 mm/spl times/8 mm. The receiver and the exciter DRO designs meet the following requirements: frequency stability of /spl plusmn/2 ppm//spl deg/C, the free running single-sideband phase noise of -50 dBc at 1-kHz offset frequency, tuning linearity of /spl plusmn/10% over the /spl plusmn/1.75-MHz locking range, and output power of +10 dBm/spl plusmn/1 dB over a design temperature range of -55/spl deg/C to +85/spl deg/C. The phase-locked loop DRO frequency synthesizers are designed using sampling downconverter and phase detector MMIC chips. These PLL frequency synthesizers meet the following requirements: pull-in range of /spl plusmn/1.75 MHz, loop noise bandwidth of 100 kHz, and a single-sideband phase noise of -144 dBc at 1-kHz offset frequency.","PeriodicalId":329225,"journal":{"name":"2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-03-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AERO.2001.931349","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A new Spacecraft Transponding Modem (STM) is being developed for deep space communication applications. The STM receives an X-band (7.17 GHz) uplink signal and generates an X-band (8.4 GHz) and a Ka-band (32.0 GHz) coherent or noncoherent downlink signals. The STM architecture incorporates three miniature dielectric-resonator-oscillators (DRO). These DROs are used in receiver and exciter frequency synthesis phase-locked loops (PLL) in the STM. The DROs are designed with custom developed monolithic microwave integrated circuit (MMIC) negative resistance oscillator chips. DROs are laid out on alumina substrates in RF cavity fixtures of 18 mm/spl times/18 mm/spl times/8 mm. The receiver and the exciter DRO designs meet the following requirements: frequency stability of /spl plusmn/2 ppm//spl deg/C, the free running single-sideband phase noise of -50 dBc at 1-kHz offset frequency, tuning linearity of /spl plusmn/10% over the /spl plusmn/1.75-MHz locking range, and output power of +10 dBm/spl plusmn/1 dB over a design temperature range of -55/spl deg/C to +85/spl deg/C. The phase-locked loop DRO frequency synthesizers are designed using sampling downconverter and phase detector MMIC chips. These PLL frequency synthesizers meet the following requirements: pull-in range of /spl plusmn/1.75 MHz, loop noise bandwidth of 100 kHz, and a single-sideband phase noise of -144 dBc at 1-kHz offset frequency.
航天器应答调制解调器用介电谐振振荡器的性能
一种用于深空通信应用的新型宇宙飞船应答调制解调器(STM)正在研制中。STM接收x波段(7.17 GHz)上行信号,产生x波段(8.4 GHz)和ka波段(32.0 GHz)相干或非相干下行信号。STM结构包含三个微型介电谐振振荡器(DRO)。这些DROs用于STM中的接收器和激励器频率合成锁相环(PLL)。DROs采用定制开发的单片微波集成电路(MMIC)负阻振荡器芯片设计。ro布置在氧化铝基板上,射频腔固定装置为18mm /spl倍/ 18mm /spl倍/ 8mm。接收机和激振器的DRO设计满足以下要求:频率稳定性为/spl plusmn/2 ppm//spl°/C,在1 khz偏置频率下自由运行的单边带相位噪声为-50 dBc,在/spl plusmn/1.75 mhz锁定范围内的调谐线性度为/spl plusmn/10%,在-55/spl°/C至+85/spl°/C的设计温度范围内输出功率为+10 dBm/spl plusmn/1 dB。采用采样下变频器和鉴相芯片设计了锁相环DRO频率合成器。这些锁相环频率合成器满足以下要求:拉入范围为/spl plusmn/1.75 MHz,环路噪声带宽为100 kHz,在1 kHz偏移频率下的单边带相位噪声为-144 dBc。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信