Jing Liu, E. Lauga-Larroze, Serge Subias, J. Fournier, S. Bourdel, C. Galup-Montoro, F. Hameau
{"title":"A Methodology for the Design of Capacitive Feedback LNAs based on the gm/ID Characteristic","authors":"Jing Liu, E. Lauga-Larroze, Serge Subias, J. Fournier, S. Bourdel, C. Galup-Montoro, F. Hameau","doi":"10.1109/NEWCAS.2018.8585612","DOIUrl":null,"url":null,"abstract":"This paper presents a $g_{n}\\sqrt {}I_{D}$ based design methodology for a capacitive feedback LNA topology. The proposed method gives the optimal value of $g_{n}\\sqrt {}I_{D}$ to achieve the required performances (Gain and Noise Figure) while ensuring the minimum consumption. Moreover, it makes possible the sizing of all the components of the structure with a degree of freedom for the inductance value needed for the input power matching. This methodology is illustrated through the design of a $2. 4\\mathrm {G}\\mathrm {H}\\mathrm {z}$ LNA in the $28\\mathrm {n}\\mathrm {m}$ FDSOI technology from ST-Microelectronics.","PeriodicalId":112526,"journal":{"name":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 16th IEEE International New Circuits and Systems Conference (NEWCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEWCAS.2018.8585612","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
This paper presents a $g_{n}\sqrt {}I_{D}$ based design methodology for a capacitive feedback LNA topology. The proposed method gives the optimal value of $g_{n}\sqrt {}I_{D}$ to achieve the required performances (Gain and Noise Figure) while ensuring the minimum consumption. Moreover, it makes possible the sizing of all the components of the structure with a degree of freedom for the inductance value needed for the input power matching. This methodology is illustrated through the design of a $2. 4\mathrm {G}\mathrm {H}\mathrm {z}$ LNA in the $28\mathrm {n}\mathrm {m}$ FDSOI technology from ST-Microelectronics.