New simulation techniques using spice

Abstract

New modeling techniques are described using the SPICE circuit simulation program. A saturable core model is developed using standard SPICE elements in a subcircuit. A DC transformer model is shown to perform state averaging using nodal analysis, thereby extending the techniques of Middlebrook, et al. to SPICE. A SPICE syntax extension is proposed that allows these models to have properties of basic SPICE device models.