A trench isolated SOI bipolar process

D. Shain, R. Badilo
{"title":"A trench isolated SOI bipolar process","authors":"D. Shain, R. Badilo","doi":"10.1109/SOSSOI.1990.145720","DOIUrl":null,"url":null,"abstract":"BESOI (bond and etchback silicon-on-insulator) substrates were used to create a trench isolated SOI process. The SOI substrates reduce the substrate capacitance and achieve better decoupling between digital and analog portions of the circuits. Changes were made to the process to incorporate the SOI substrates, but overall the process complexity was reduced using these substrates. The BESOI substrates, with approximately 3 mu m of thinned p-type silicon on 1 mu m of buried oxide, were processed through buried layer, epi, and N+ deep collector processes. The trench silicon etch was masked with a sandwich of LTO, nitride, and pad oxide. A 5- mu m-deep silicon trench etch was done before the etch stops on the buried oxide. After a thin sacrificial oxide was grown on the trench side walls, the thin pad oxide was stripped with a buffered HF dip. The electrical characteristics of the material were excellent.<<ETX>>","PeriodicalId":344373,"journal":{"name":"1990 IEEE SOS/SOI Technology Conference. Proceedings","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1990 IEEE SOS/SOI Technology Conference. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOSSOI.1990.145720","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

BESOI (bond and etchback silicon-on-insulator) substrates were used to create a trench isolated SOI process. The SOI substrates reduce the substrate capacitance and achieve better decoupling between digital and analog portions of the circuits. Changes were made to the process to incorporate the SOI substrates, but overall the process complexity was reduced using these substrates. The BESOI substrates, with approximately 3 mu m of thinned p-type silicon on 1 mu m of buried oxide, were processed through buried layer, epi, and N+ deep collector processes. The trench silicon etch was masked with a sandwich of LTO, nitride, and pad oxide. A 5- mu m-deep silicon trench etch was done before the etch stops on the buried oxide. After a thin sacrificial oxide was grown on the trench side walls, the thin pad oxide was stripped with a buffered HF dip. The electrical characteristics of the material were excellent.<>
沟隔离SOI双极过程
BESOI(键和蚀刻绝缘体上的硅)衬底用于创建沟槽隔离的SOI工艺。SOI衬底降低了衬底电容,并在电路的数字和模拟部分之间实现了更好的去耦。对工艺进行了更改以纳入SOI基板,但总体而言,使用这些基板降低了工艺复杂性。BESOI衬底在1 μ m的埋藏氧化物上约3 μ m的p型硅薄层,通过埋藏层、epi和N+深度集电极工艺进行加工。沟槽硅蚀刻被LTO、氮化物和衬底氧化物的夹层所掩盖。在腐蚀停止之前,进行了5 μ m深的硅沟槽腐蚀。在沟槽侧壁上生长薄的牺牲氧化物后,用缓冲的HF浸出薄的衬垫氧化物。这种材料的电特性非常好。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信