A 3.68aFrms Resolution 183dB FoMs 4th-order Continuous-Time Bandpass ∆Σ Capacitance-to-Digital Converter in 0.18µm CMOS

Sujin Park, Hyungil Chae, Seonghwan Cho
{"title":"A 3.68aFrms Resolution 183dB FoMs 4th-order Continuous-Time Bandpass ∆Σ Capacitance-to-Digital Converter in 0.18µm CMOS","authors":"Sujin Park, Hyungil Chae, Seonghwan Cho","doi":"10.23919/VLSICircuits52068.2021.9492366","DOIUrl":null,"url":null,"abstract":"This paper presents an ultra-high-resolution energy-efficient 4th-order continuous-time (CT) bandpass (BP) ∆Σ capacitance-to-digital converter (CDC) where thermal noise folding is avoided by CT operation and power is saved by using a BP ∆Σ architecture. The proposed CDC achieves a resolution of 3.68 aFrms at room temperature while achieving a Schreier figure-of-merit (FoMS) of 183dB which is more than 2x improvement over the state-of-the-art CDCs.","PeriodicalId":106356,"journal":{"name":"2021 Symposium on VLSI Circuits","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSICircuits52068.2021.9492366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents an ultra-high-resolution energy-efficient 4th-order continuous-time (CT) bandpass (BP) ∆Σ capacitance-to-digital converter (CDC) where thermal noise folding is avoided by CT operation and power is saved by using a BP ∆Σ architecture. The proposed CDC achieves a resolution of 3.68 aFrms at room temperature while achieving a Schreier figure-of-merit (FoMS) of 183dB which is more than 2x improvement over the state-of-the-art CDCs.
3.68aFrms分辨率183dB FoMs四阶连续带通∆Σ 0.18µm CMOS电容-数字转换器
本文提出了一种超高分辨率节能的四阶连续时间(CT)带通(BP)∆Σ电容-数字转换器(CDC),其中CT操作避免了热噪声折叠,并通过使用BP∆Σ架构节省了功率。所提出的CDC在室温下实现了3.68 aFrms的分辨率,同时实现了183dB的Schreier品质系数(FoMS),比最先进的CDC提高了2倍以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信