A High-Performance Bidirectional Compiler for Conversion Between SystemC and Verilog

Chenyu Huang, Huaien Gao, Yongfeng Zhong, Shuting Cai
{"title":"A High-Performance Bidirectional Compiler for Conversion Between SystemC and Verilog","authors":"Chenyu Huang, Huaien Gao, Yongfeng Zhong, Shuting Cai","doi":"10.1145/3546000.3546019","DOIUrl":null,"url":null,"abstract":"With the continuous development of chip design technology, many chip description languages continuously emerge. Both Verilog and SystemC play an important role in chip description. Verilog is a widely used hardware description language that can be used in multiple stages of the hardware design process, including modeling, synthesis, and simulation. At the same time, to shorten the design cycle of chips, it has become a trend to use SystemC for hardware design and modeling. Therefore, we need to this end to convert between the two, namely Verilog And SystemC(VASC), is proposed. Experiments show that, compared to existing open-source tools, the VASC has excellent accuracy and faster compilation speed.","PeriodicalId":196955,"journal":{"name":"Proceedings of the 6th International Conference on High Performance Compilation, Computing and Communications","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-06-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 6th International Conference on High Performance Compilation, Computing and Communications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3546000.3546019","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

With the continuous development of chip design technology, many chip description languages continuously emerge. Both Verilog and SystemC play an important role in chip description. Verilog is a widely used hardware description language that can be used in multiple stages of the hardware design process, including modeling, synthesis, and simulation. At the same time, to shorten the design cycle of chips, it has become a trend to use SystemC for hardware design and modeling. Therefore, we need to this end to convert between the two, namely Verilog And SystemC(VASC), is proposed. Experiments show that, compared to existing open-source tools, the VASC has excellent accuracy and faster compilation speed.
用于SystemC和Verilog之间转换的高性能双向编译器
随着芯片设计技术的不断发展,许多芯片描述语言不断涌现。Verilog和SystemC在芯片描述中都起着重要的作用。Verilog是一种广泛使用的硬件描述语言,可用于硬件设计过程的多个阶段,包括建模、综合和仿真。同时,为了缩短芯片的设计周期,使用SystemC进行硬件设计和建模已成为一种趋势。因此,我们需要为此在两者之间进行转换,即Verilog And SystemC(VASC),被提出。实验表明,与现有的开源工具相比,VASC具有良好的准确性和更快的编译速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
文献相关原料
公司名称 产品信息 采购帮参考价格
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信