1 GHz 100 W Internally Matched Static Induction Transistor

M. Aiga, Y. Higaki, M. Kato, Y. Kajiwara, Y. Yukimoto, K. Shirahata
{"title":"1 GHz 100 W Internally Matched Static Induction Transistor","authors":"M. Aiga, Y. Higaki, M. Kato, Y. Kajiwara, Y. Yukimoto, K. Shirahata","doi":"10.1109/EUMA.1979.332767","DOIUrl":null,"url":null,"abstract":"A 1 GHz lOOW transistor has been accomplished with a new silicon device, static induction transistor. A fine patterning technique brought the transistor chip to a high pawer capacity without sacrificing a power gain. An internal matching technique was employed to ensure the parallel openration of multi-celled transistor chips. As a result, at 1 GHz CW operation, a gain of 4 dB and a drain efficiency of 55 % with an output paver of 100 watts was obtained. The saturation output power, at 1 dB gain compression point, was 110 watts. This successful performance was brought by the achievement of even power sharing, which was obtained by the aids of the internal matching and a thermal stability at high current region of the static induction transistor in its nature.","PeriodicalId":128931,"journal":{"name":"1979 9th European Microwave Conference","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1979-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1979 9th European Microwave Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EUMA.1979.332767","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A 1 GHz lOOW transistor has been accomplished with a new silicon device, static induction transistor. A fine patterning technique brought the transistor chip to a high pawer capacity without sacrificing a power gain. An internal matching technique was employed to ensure the parallel openration of multi-celled transistor chips. As a result, at 1 GHz CW operation, a gain of 4 dB and a drain efficiency of 55 % with an output paver of 100 watts was obtained. The saturation output power, at 1 dB gain compression point, was 110 watts. This successful performance was brought by the achievement of even power sharing, which was obtained by the aids of the internal matching and a thermal stability at high current region of the static induction transistor in its nature.
1 GHz 100w内部匹配静电感应晶体管
采用一种新型硅器件——静电感应晶体管,实现了1 GHz低功耗晶体管。精细的图形技术使晶体管芯片在不牺牲功率增益的情况下达到高功率容量。为了保证多单元晶体管芯片的并行开度,采用了内部匹配技术。结果表明,在1 GHz连续波工作时,增益为4 dB,漏极效率为55%,输出功率为100瓦。在1 dB增益压缩点,饱和输出功率为110瓦。这一成功的性能得益于静态感应晶体管的内部匹配和高电流区的热稳定性,实现了均匀的功率共享。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信