A simple and high-performance 130 nm SOI eDRAM technology using floating-body pass-gate transistor in trench-capacitor cell for system-on-a-chip (SoC) applications

M. Kumar, M. Steigerwalt, B. Walsh, T.L. Doney, D. Wildrick, K. Bard, D. Dobuzinsky, P. McFarland, C. Schiller, B. Messenger, S. E. Rathmill, A. Gasasira, P. Parries, S. Iyer, S. Chaloux, H. Ho
{"title":"A simple and high-performance 130 nm SOI eDRAM technology using floating-body pass-gate transistor in trench-capacitor cell for system-on-a-chip (SoC) applications","authors":"M. Kumar, M. Steigerwalt, B. Walsh, T.L. Doney, D. Wildrick, K. Bard, D. Dobuzinsky, P. McFarland, C. Schiller, B. Messenger, S. E. Rathmill, A. Gasasira, P. Parries, S. Iyer, S. Chaloux, H. Ho","doi":"10.1109/IEDM.2003.1269312","DOIUrl":null,"url":null,"abstract":"This paper, for the first time, reports a fully-functional 130 nm trench-based eDRAM (embedded DRAM), built in unpatterned SOI. The functionality of the eDRAM is shown by the test results of: (a) 524 Kb ADM (array diagnostic monitors) macros and (b) 16 Mb product macros. The eDRAM functionality is enabled by using low-leakage floating-body array pass transistors. The support logic circuitry of the eDRAM is built using IBM's high-performance 130 nm SOI logic process technology. Wafer fixable yield as high as 67% has been obtained for 524 Kb ADMs. In addition, 16 Mb product macros were built and found to be fully fixable, exhibiting retention time on the order of 80 ms. This technology allows a simple and low-cost integration of trench-based eDRAM with high-performance SOI logic for system-on-a-chip (SoC) applications.","PeriodicalId":344286,"journal":{"name":"IEEE International Electron Devices Meeting 2003","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Electron Devices Meeting 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2003.1269312","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This paper, for the first time, reports a fully-functional 130 nm trench-based eDRAM (embedded DRAM), built in unpatterned SOI. The functionality of the eDRAM is shown by the test results of: (a) 524 Kb ADM (array diagnostic monitors) macros and (b) 16 Mb product macros. The eDRAM functionality is enabled by using low-leakage floating-body array pass transistors. The support logic circuitry of the eDRAM is built using IBM's high-performance 130 nm SOI logic process technology. Wafer fixable yield as high as 67% has been obtained for 524 Kb ADMs. In addition, 16 Mb product macros were built and found to be fully fixable, exhibiting retention time on the order of 80 ms. This technology allows a simple and low-cost integration of trench-based eDRAM with high-performance SOI logic for system-on-a-chip (SoC) applications.
一种简单、高性能的130纳米SOI eDRAM技术,在沟槽电容电池中使用浮体通栅晶体管,适用于片上系统(SoC)应用
本文首次报道了一种全功能的130纳米沟槽型eDRAM(嵌入式DRAM),内置在无图案SOI中。eDRAM的功能由以下测试结果显示:(a) 524 Kb ADM(阵列诊断监视器)宏和(b) 16 Mb产品宏。eDRAM功能是通过使用低泄漏浮体阵列通流晶体管实现的。eDRAM的支持逻辑电路采用IBM的高性能130纳米SOI逻辑工艺技术构建。对于524 Kb的ADMs,晶圆固定收率高达67%。此外,构建了16 Mb的产品宏,发现它们是完全可固定的,显示出80毫秒左右的保留时间。该技术可以将基于沟槽的eDRAM与高性能SOI逻辑简单低成本地集成到片上系统(SoC)应用中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信