E.V. Saavedra Diaz, K. McCarthy, D. Klaassen, A. Mathewson
{"title":"Efficient Parameter Extraction and Statistical Analysis for a 0.25um low-power CMOS Process","authors":"E.V. Saavedra Diaz, K. McCarthy, D. Klaassen, A. Mathewson","doi":"10.1109/ESSDERC.1997.194514","DOIUrl":null,"url":null,"abstract":"An efficient parameter extraction strategy suitable for deep submicron CMOS processes is presented. This has been applied to generate a statistical parameter database for a 0.25 micron process and to generate best and worst case models for circuit simulation by means of Principal Component Analysis.","PeriodicalId":424167,"journal":{"name":"27th European Solid-State Device Research Conference","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"27th European Solid-State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.1997.194514","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
An efficient parameter extraction strategy suitable for deep submicron CMOS processes is presented. This has been applied to generate a statistical parameter database for a 0.25 micron process and to generate best and worst case models for circuit simulation by means of Principal Component Analysis.