A high efficiency full-wave rectifier in standard CMOS Technology

G. Bawa, Uei-Ming Jow, Maysam Ghovanloo
{"title":"A high efficiency full-wave rectifier in standard CMOS Technology","authors":"G. Bawa, Uei-Ming Jow, Maysam Ghovanloo","doi":"10.1109/MWSCAS.2007.4488545","DOIUrl":null,"url":null,"abstract":"In this paper, a high efficiency full-wave integrated voltage rectifier, implemented in AMI 0.5-mum 3M/2P n-well standard CMOS process, is presented. The rectifier takes advantage of the dynamic voltage control of separated n-well regions, where the main rectifying PMOS elements have been implemented, to eliminate latchup and body effect. In measurements, an AC input sinusoid of 5 V peak at 0.5 MHz yield a 4.36 V DC output across a 1 kOmega load, resulting in a measured power conversion efficiency of 85%.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488545","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

In this paper, a high efficiency full-wave integrated voltage rectifier, implemented in AMI 0.5-mum 3M/2P n-well standard CMOS process, is presented. The rectifier takes advantage of the dynamic voltage control of separated n-well regions, where the main rectifying PMOS elements have been implemented, to eliminate latchup and body effect. In measurements, an AC input sinusoid of 5 V peak at 0.5 MHz yield a 4.36 V DC output across a 1 kOmega load, resulting in a measured power conversion efficiency of 85%.
标准CMOS技术中的高效全波整流器
本文介绍了一种采用AMI 0.5 μ m 3M/2P n阱标准CMOS工艺实现的高效全波集成电压整流器。整流器利用分离的n阱区动态电压控制,其中主要整流PMOS元件已经实现,以消除锁存和体效应。在测量中,交流输入正弦波在0.5 MHz时峰值为5 V,在1 kOmega负载上产生4.36 V的直流输出,导致测量的功率转换效率为85%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信