FPGA implementation of fractional-order integrator and differentiator based on Grünwald Letnikov's definition

M. Tolba, L. Said, A. Madian, A. Radwan
{"title":"FPGA implementation of fractional-order integrator and differentiator based on Grünwald Letnikov's definition","authors":"M. Tolba, L. Said, A. Madian, A. Radwan","doi":"10.1109/ICM.2017.8268872","DOIUrl":null,"url":null,"abstract":"The fractional-order derivative and integral of Grünwald Letnikov's definition are implemented based on FPGA for different fractional orders. A new algorithm is proposed to implement the GL integral based on linear approximation approach, where the memory dependency of the fractional order systems is eliminated. Moreover, the linear approximation design shows an improvement of 91% and 92% in the error and the mean percentage error compared with prior art. The proposed approach has been designed and implemented based on Verilog Hardware Description Language (HDL) and realized on Nexys 4 Artix-7 FPGA XC7A100T.","PeriodicalId":115975,"journal":{"name":"2017 29th International Conference on Microelectronics (ICM)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 29th International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2017.8268872","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

The fractional-order derivative and integral of Grünwald Letnikov's definition are implemented based on FPGA for different fractional orders. A new algorithm is proposed to implement the GL integral based on linear approximation approach, where the memory dependency of the fractional order systems is eliminated. Moreover, the linear approximation design shows an improvement of 91% and 92% in the error and the mean percentage error compared with prior art. The proposed approach has been designed and implemented based on Verilog Hardware Description Language (HDL) and realized on Nexys 4 Artix-7 FPGA XC7A100T.
基于gr nwald Letnikov定义的分数阶积分器和微分器的FPGA实现
基于FPGA实现了不同分数阶格恩瓦尔德·列特尼科夫定义的分数阶导数和积分。提出了一种基于线性逼近的GL积分算法,该算法消除了分数阶系统的内存依赖。此外,与现有技术相比,线性近似设计在误差和平均百分比误差方面分别提高了91%和92%。该方法基于Verilog硬件描述语言(HDL)进行设计和实现,并在Nexys 4 Artix-7 FPGA XC7A100T上实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信