An improved gate capacitance model for GaAs MESFETs

Abstract

This paper describes the measurement and modeling of gate capacitance for self-aligned, LDD GaAs EFETs and DFETs. An improved, scalable gate capacitance model is presented which is suitable for compact device simulation.