Experiences in foundries and technologies retargeting based on VHDL

G. A. Rudolph, M. White
{"title":"Experiences in foundries and technologies retargeting based on VHDL","authors":"G. A. Rudolph, M. White","doi":"10.1109/NORTHC.1994.643345","DOIUrl":null,"url":null,"abstract":"This paper presents a design methodology for the development of Application Specific Integrated Circuits (ASICs) that provides flexibility in the selection of a target implementation methodology and foundry. The paper also describes the advantages of migrating from one technology to another; specifically from a field or electrically programmable array device to a mask programmable device in order to reduce silicon area for cost and performance improvements. Additional information will show how multiple user-programmable parts can be combined into a single mask programmable part further reducing costs.","PeriodicalId":218454,"journal":{"name":"Proceedings of NORTHCON '94","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of NORTHCON '94","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORTHC.1994.643345","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a design methodology for the development of Application Specific Integrated Circuits (ASICs) that provides flexibility in the selection of a target implementation methodology and foundry. The paper also describes the advantages of migrating from one technology to another; specifically from a field or electrically programmable array device to a mask programmable device in order to reduce silicon area for cost and performance improvements. Additional information will show how multiple user-programmable parts can be combined into a single mask programmable part further reducing costs.
在基于VHDL的铸造厂和技术重定位方面的经验
本文提出了一种用于开发专用集成电路(asic)的设计方法,该方法在选择目标实现方法和代工方面提供了灵活性。本文还描述了从一种技术迁移到另一种技术的优势;具体来说,从现场或电可编程阵列器件到掩模可编程器件,以减少硅面积,提高成本和性能。附加信息将显示如何将多个用户可编程部件组合成单个掩模可编程部件,进一步降低成本。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信