Accelerated 3D full band self-consistent ensemble Monte Carlo device simulation utilizing intel MIC co-processors on tianhe II

L. Yin, M. Fang, L. Zeng, Lilun Zhang, G. Du, Xiaoyan Liu
{"title":"Accelerated 3D full band self-consistent ensemble Monte Carlo device simulation utilizing intel MIC co-processors on tianhe II","authors":"L. Yin, M. Fang, L. Zeng, Lilun Zhang, G. Du, Xiaoyan Liu","doi":"10.1109/IWCE.2015.7301990","DOIUrl":null,"url":null,"abstract":"We use Intel Xeon Phi Many Integrated Core (MIC) to accelerate our 3D full band self-consistent ensemble Monte Carlo simulator. We put Quantum Correction part onto MIC and others are still processed on CPU. We compare results between this newly developed MIC+CPU mode and traditional all-on-CPU mode in three different situations. We find that MIC co-processors are suitable for 3D MC simulation with large grid number and large-number computing nodes.","PeriodicalId":165023,"journal":{"name":"2015 International Workshop on Computational Electronics (IWCE)","volume":"127 34-35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Workshop on Computational Electronics (IWCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWCE.2015.7301990","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

We use Intel Xeon Phi Many Integrated Core (MIC) to accelerate our 3D full band self-consistent ensemble Monte Carlo simulator. We put Quantum Correction part onto MIC and others are still processed on CPU. We compare results between this newly developed MIC+CPU mode and traditional all-on-CPU mode in three different situations. We find that MIC co-processors are suitable for 3D MC simulation with large grid number and large-number computing nodes.
利用intel MIC协处理器在天河二号上加速三维全频带自一致集成蒙特卡罗器件仿真
我们使用Intel Xeon Phi多集成核心(MIC)来加速我们的3D全频段自一致集成蒙特卡洛模拟器。我们将量子校正部分放在MIC上,其他部分仍在CPU上处理。我们比较了这种新开发的MIC+CPU模式和传统的全CPU模式在三种不同情况下的结果。我们发现MIC协处理器适用于具有大网格数和大计算节点的三维MC仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信