Low power current mode bandgap reference circuit with CMOS process

Wang Xing-hua, Zhong Shun-an, Zhao Qi, Qu Ruoyuan
{"title":"Low power current mode bandgap reference circuit with CMOS process","authors":"Wang Xing-hua, Zhong Shun-an, Zhao Qi, Qu Ruoyuan","doi":"10.1109/SMELEC.2010.5549412","DOIUrl":null,"url":null,"abstract":"A low power design of CMOS bandgap reference of current mode used in analog-to-digital converter is proposed to obtain stable reference current and voltage. It realizes low power by one-order temperature compensation, resistance startup block, optimized internal operational amplifier and a new designed reference voltage buffer instead of closed loop. Under SMIC CMOS 0.35um 1P6M process and simulated by Spectre in Cadence, the circuit offers the current output of 50uA and the voltage output of 0.95V, 2V and 2.6v with a temperature coefficient of 50×10−6°−1 in the range of −40∼125°C. With the 3.3V supply, the power in test is lower than 0.2mW.","PeriodicalId":308501,"journal":{"name":"2010 IEEE International Conference on Semiconductor Electronics (ICSE2010)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Conference on Semiconductor Electronics (ICSE2010)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2010.5549412","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A low power design of CMOS bandgap reference of current mode used in analog-to-digital converter is proposed to obtain stable reference current and voltage. It realizes low power by one-order temperature compensation, resistance startup block, optimized internal operational amplifier and a new designed reference voltage buffer instead of closed loop. Under SMIC CMOS 0.35um 1P6M process and simulated by Spectre in Cadence, the circuit offers the current output of 50uA and the voltage output of 0.95V, 2V and 2.6v with a temperature coefficient of 50×10−6°−1 in the range of −40∼125°C. With the 3.3V supply, the power in test is lower than 0.2mW.
采用CMOS工艺的低功耗电流模带隙参考电路
为了获得稳定的参考电流和电压,提出了一种用于模数转换器的低功耗CMOS电流模式带隙参考电路设计。它通过一阶温度补偿、电阻启动块、优化的内部运算放大器和新设计的参考电压缓冲器代替闭环来实现低功耗。该电路采用中芯国际CMOS 0.35um 1P6M工艺,并由Spectre in Cadence进行仿真,输出电流为50uA,输出电压为0.95V、2V和2.6v,温度系数为50×10−6°−1,范围为−40 ~ 125°C。在3.3V电源下,测试功率低于0.2mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信