Performance of DSP operations implemented using a soft microprocessor: a case study based on Nios II

Aleieldin Shamseldin, Hassan Soubra, Reham H. Elnabawy
{"title":"Performance of DSP operations implemented using a soft microprocessor: a case study based on Nios II","authors":"Aleieldin Shamseldin, Hassan Soubra, Reham H. Elnabawy","doi":"10.1109/ICM52667.2021.9664946","DOIUrl":null,"url":null,"abstract":"Digital Signal Processors are microprocessing units specially designed for performing operations on signals while optimizing performance. Soft-core processors are fully implemented using a hardware description language and are synthesized using the programmable logic resources available in a Field Programmable Gate Array.The objective addressed in this paper is measuring the ability of soft-core processors in performing digital signal processing algorithms. This paper presents the implementation of some signal processing operations in the Nios II soft-core Reduced Instruction Set Computer based processor. The performance of these operations is then evaluated by ensuring proper execution of functions and benchmarked against the TMS320DM64x+ DSP by Texas Instruments.","PeriodicalId":212613,"journal":{"name":"2021 International Conference on Microelectronics (ICM)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM52667.2021.9664946","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Digital Signal Processors are microprocessing units specially designed for performing operations on signals while optimizing performance. Soft-core processors are fully implemented using a hardware description language and are synthesized using the programmable logic resources available in a Field Programmable Gate Array.The objective addressed in this paper is measuring the ability of soft-core processors in performing digital signal processing algorithms. This paper presents the implementation of some signal processing operations in the Nios II soft-core Reduced Instruction Set Computer based processor. The performance of these operations is then evaluated by ensuring proper execution of functions and benchmarked against the TMS320DM64x+ DSP by Texas Instruments.
使用软微处理器实现DSP操作的性能:基于Nios II的案例研究
数字信号处理器是微处理单元,专门设计用于在优化性能的同时对信号进行操作。软核处理器完全使用硬件描述语言实现,并使用现场可编程门阵列中可用的可编程逻辑资源进行合成。本文的目标是测量软核处理器执行数字信号处理算法的能力。本文介绍了一些信号处理操作在Nios II软核精简指令集计算机处理器上的实现。然后通过确保功能的正确执行并根据德州仪器的TMS320DM64x+ DSP对这些操作的性能进行评估。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信