A VLSI implementation of fuzzy logic controller using current mode CMOS circuits

M. Sasaki, F. Ueno
{"title":"A VLSI implementation of fuzzy logic controller using current mode CMOS circuits","authors":"M. Sasaki, F. Ueno","doi":"10.1109/IFIS.1993.324185","DOIUrl":null,"url":null,"abstract":"A simple fuzzy logic hardware controller based on the singleton fuzzy control algorithm is proposed. The original algorithm is modified to be suitable for hardware implementation. In the algorithm, the weighted average operation can be simplified to the weighted sum operation by introducing a new operation. Therefore, the hardware controller can be simply implemented with the current mode CMOS circuits, because the weighted sum operation requires no divider but only adders which can be easily implemented by wired connections. The high performance of the circuit, for example 200 ns total delay time, 1% maximum operation error, 3 V low supply voltage and 150 /spl mu/W low power dissipation per one rule, was confirmed by SPICE simulation.<<ETX>>","PeriodicalId":408138,"journal":{"name":"Third International Conference on Industrial Fuzzy Control and Intelligent Systems","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third International Conference on Industrial Fuzzy Control and Intelligent Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IFIS.1993.324185","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A simple fuzzy logic hardware controller based on the singleton fuzzy control algorithm is proposed. The original algorithm is modified to be suitable for hardware implementation. In the algorithm, the weighted average operation can be simplified to the weighted sum operation by introducing a new operation. Therefore, the hardware controller can be simply implemented with the current mode CMOS circuits, because the weighted sum operation requires no divider but only adders which can be easily implemented by wired connections. The high performance of the circuit, for example 200 ns total delay time, 1% maximum operation error, 3 V low supply voltage and 150 /spl mu/W low power dissipation per one rule, was confirmed by SPICE simulation.<>
用电流型CMOS电路实现模糊逻辑控制器的VLSI
提出了一种基于单态模糊控制算法的简单模糊逻辑硬件控制器。对原算法进行了改进,使其适合硬件实现。在该算法中,通过引入新的运算,将加权平均运算简化为加权和运算。因此,硬件控制器可以简单地用电流模式CMOS电路实现,因为加权和运算不需要除法器,而加法器可以很容易地通过有线连接实现。通过SPICE仿真验证了该电路的优良性能,总延迟时间为200 ns,最大工作误差为1%,低电源电压为3 V,单次低功耗为150 /spl mu/W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信