Improved Test Coverage by Observation Point Insertion for Fault Coverage Analysis

V. Veena, E. Prabhu, N. Mohan
{"title":"Improved Test Coverage by Observation Point Insertion for Fault Coverage Analysis","authors":"V. Veena, E. Prabhu, N. Mohan","doi":"10.1109/ICOEI.2019.8862789","DOIUrl":null,"url":null,"abstract":"Design for testing implies on adding an extra hardware to circuit under test so that the difficulty in testing the circuit becomes easy and large number of faults can be detected to increase the test coverage of the circuit. In a circuit there might be a large number of faults and some fault in the circuit will have high controllability as well as observability those faults will be very difficult to detect. A new approach has been introduced which involves the insertion of observation points at most suitable location to capture the most difficult to observe faults which facilitate structural testing for both on-chip and off-chip for better fault coverage. Insertion of the observation point into the internal part of the circuit enables direct observation of the internal part of the circuit. The observation points are inserted at those locations where observability is high and the occurrence of fault at those location makes the faults hard to propagate to the output.","PeriodicalId":212501,"journal":{"name":"2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICOEI.2019.8862789","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Design for testing implies on adding an extra hardware to circuit under test so that the difficulty in testing the circuit becomes easy and large number of faults can be detected to increase the test coverage of the circuit. In a circuit there might be a large number of faults and some fault in the circuit will have high controllability as well as observability those faults will be very difficult to detect. A new approach has been introduced which involves the insertion of observation points at most suitable location to capture the most difficult to observe faults which facilitate structural testing for both on-chip and off-chip for better fault coverage. Insertion of the observation point into the internal part of the circuit enables direct observation of the internal part of the circuit. The observation points are inserted at those locations where observability is high and the occurrence of fault at those location makes the faults hard to propagate to the output.
通过插入观测点来改进故障覆盖分析的测试覆盖率
测试设计是指在被测电路上增加额外的硬件,使电路的测试难度变得容易,可以检测到大量的故障,从而增加电路的测试覆盖率。电路中可能存在大量的故障,其中一些故障具有很高的可控性和可观测性,这些故障很难被检测出来。引入了一种新的方法,即在最合适的位置插入观测点来捕获最难观察的故障,从而促进片内和片外的结构测试,以获得更好的故障覆盖率。将观察点插入电路的内部部分,可以直接观察电路的内部部分。在可观测性高的位置插入观测点,在这些位置发生故障使得故障很难传播到输出。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信