Nonstationary Single Event Latch-up in CMOS ICs

Abstract

The paper presents experimental results about transient single event latch-up (SEL) in CMOS ICs. The rail span collapse is the main reason of nonstationary SELs. A decrease of the voltage applied to n-p-n-p structure can be caused an additional current both in SEL state and in IC dynamic mode.