{"title":"Two-Stage Pipelining Implementation of the Secure Hash Algorithm SHA-3 on Virtex-5 and Virtex-6 FPGAs","authors":"F. Assad, M. Fettach, F. Elotmani, A. Tragha","doi":"10.1007/978-3-030-91738-8_51","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":190280,"journal":{"name":"Advances in Information, Communication and Cybersecurity","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Advances in Information, Communication and Cybersecurity","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-3-030-91738-8_51","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}