The WSP: a modular architecture for high performance signal processing (for radar)

J. Jackson, S.S. Sinor
{"title":"The WSP: a modular architecture for high performance signal processing (for radar)","authors":"J. Jackson, S.S. Sinor","doi":"10.1109/NRC.1988.10955","DOIUrl":null,"url":null,"abstract":"The authors briefly introduce the Westinghouse Signal Processor (WSP) architecture with emphasis on the manner in which various very high-speed integrated circuits (VHSICs) signals and data processing assets can be incorporated into the architecture to meet unique radar sensor requirements. Individual modules and sets of modules usable within this architecture are detailed. A software development facility (SDF) with software facilities to aid the hardware/software integration phase of application development is described and the steps involved in development of an application are illustrated with an example. The WSP is shown to be an open, modular architecture, fully Ada-programmable, with the capability to be configured at 10 billion operations per second (BOPS) of signal processing throughput and up to 80 million instructions per second (MIPS) of 32-b, general-purpose computing.<<ETX>>","PeriodicalId":237192,"journal":{"name":"Proceedings of the 1988 IEEE National Radar Conference","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-04-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1988 IEEE National Radar Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRC.1988.10955","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The authors briefly introduce the Westinghouse Signal Processor (WSP) architecture with emphasis on the manner in which various very high-speed integrated circuits (VHSICs) signals and data processing assets can be incorporated into the architecture to meet unique radar sensor requirements. Individual modules and sets of modules usable within this architecture are detailed. A software development facility (SDF) with software facilities to aid the hardware/software integration phase of application development is described and the steps involved in development of an application are illustrated with an example. The WSP is shown to be an open, modular architecture, fully Ada-programmable, with the capability to be configured at 10 billion operations per second (BOPS) of signal processing throughput and up to 80 million instructions per second (MIPS) of 32-b, general-purpose computing.<>
WSP:用于高性能信号处理的模块化架构(用于雷达)
作者简要介绍了西屋信号处理器(WSP)架构,重点介绍了将各种超高速集成电路(vhics)信号和数据处理资产集成到该架构中的方式,以满足独特的雷达传感器要求。详细介绍了该体系结构中可用的各个模块和模块集。本文描述了一个软件开发工具(SDF)和软件开发工具,以协助应用程序开发的硬件/软件集成阶段,并举例说明了应用程序开发所涉及的步骤。WSP被证明是一个开放的模块化架构,完全ada可编程,具有每秒100亿次操作(BOPS)的信号处理吞吐量和每秒高达8000万条指令(MIPS)的32b通用计算能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信