Soft-Reconfiguration Management for Operating Systems with Multiprocessor Architecture

J. N. Tripathi, G. Somani, K. Mundra, S. S. Verma, Hiren Joshi
{"title":"Soft-Reconfiguration Management for Operating Systems with Multiprocessor Architecture","authors":"J. N. Tripathi, G. Somani, K. Mundra, S. S. Verma, Hiren Joshi","doi":"10.1109/ADCOM.2007.113","DOIUrl":null,"url":null,"abstract":"sumer market to be prepared for business of new products everyday. With these tech-advancements, a new motherboard is designed for every release of a new processor in the form of fixed ASIC thus makes the old motherboards useless. This leads to two big problems of E-waste as well as Technology upgradation cost. To overcome these problem, authors have already proposed Three-Tier architecture for the computer processors that intro- duces a Reconfigurable Master Processor in FPGA, controling all other old technology processors. This uses a smart OS named kshtizindia1-OS (KIOS), at higher tier, Reconfigurable FPGA (Master Processor) at middle tier and the old processors at lower tier. This architecture emphasizes on an innovative concept of a very smart and auto-reconfigurable Operating System, KIOS with a reconfigurable CPU in FPGA that controls and reuses the old processors. The KIOS will incorporate the feature of soft-reconfiguration or auto-updation such that it can be able to reconfigure the FPGA as per the need of new release. All the tasks in the three tier architecture of KIOS is managed and interfaced for user by an application cum system software. Serially, these all tasks are presented here by a seven step process. This new architecture also contains new techniques of implementation for main memory, cache memory, bus architectures data and address mapping, multiprocessor scheduling and clock management. Index Terms-- E-wastage, Reconfigurable processor, Soft- reconfigurable Operating systems, Multiprocessor and Parallel architectures.","PeriodicalId":185608,"journal":{"name":"15th International Conference on Advanced Computing and Communications (ADCOM 2007)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th International Conference on Advanced Computing and Communications (ADCOM 2007)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ADCOM.2007.113","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

sumer market to be prepared for business of new products everyday. With these tech-advancements, a new motherboard is designed for every release of a new processor in the form of fixed ASIC thus makes the old motherboards useless. This leads to two big problems of E-waste as well as Technology upgradation cost. To overcome these problem, authors have already proposed Three-Tier architecture for the computer processors that intro- duces a Reconfigurable Master Processor in FPGA, controling all other old technology processors. This uses a smart OS named kshtizindia1-OS (KIOS), at higher tier, Reconfigurable FPGA (Master Processor) at middle tier and the old processors at lower tier. This architecture emphasizes on an innovative concept of a very smart and auto-reconfigurable Operating System, KIOS with a reconfigurable CPU in FPGA that controls and reuses the old processors. The KIOS will incorporate the feature of soft-reconfiguration or auto-updation such that it can be able to reconfigure the FPGA as per the need of new release. All the tasks in the three tier architecture of KIOS is managed and interfaced for user by an application cum system software. Serially, these all tasks are presented here by a seven step process. This new architecture also contains new techniques of implementation for main memory, cache memory, bus architectures data and address mapping, multiprocessor scheduling and clock management. Index Terms-- E-wastage, Reconfigurable processor, Soft- reconfigurable Operating systems, Multiprocessor and Parallel architectures.
多处理器体系结构操作系统的软重构管理
消费者市场每天都要为商家的新产品做好准备。随着这些技术的进步,新的主板被设计为固定ASIC形式的新处理器的每一个版本,从而使旧的主板无用。这就产生了电子垃圾和技术升级成本两大问题。为了克服这些问题,作者已经提出了计算机处理器的三层架构,在FPGA中引入可重构主处理器,控制所有其他旧技术处理器。它在上层使用名为kshtizindia1-OS (KIOS)的智能操作系统,在中间层使用可重构FPGA(主处理器),在下层使用旧处理器。该架构强调了一个非常智能和自动可重构操作系统的创新概念,即在FPGA中具有可重构CPU的KIOS,可以控制和重用旧处理器。KIOS将包含软重新配置或自动更新的功能,这样它就可以根据新版本的需要重新配置FPGA。KIOS的三层架构中的所有任务都由应用程序和系统软件为用户管理和接口。在这里,所有这些任务按顺序分为七个步骤。这个新架构还包含了实现主存、缓存、总线架构数据和地址映射、多处理器调度和时钟管理的新技术。索引术语——电子浪费,可重构处理器,软可重构操作系统,多处理器和并行架构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信