Guard Band Minimization via Impedance Reduction and Dynamic Voltage Scheduling Schemes

Amit KumarJain, Sameer Shekhar, Chin LeeKuan
{"title":"Guard Band Minimization via Impedance Reduction and Dynamic Voltage Scheduling Schemes","authors":"Amit KumarJain, Sameer Shekhar, Chin LeeKuan","doi":"10.1109/EPEPS.2018.8534272","DOIUrl":null,"url":null,"abstract":"Voltage guard bands required to safeguard against load transient induced voltage undershoots result in power and performance penalties for high performance CPUs. This paper presents design techniques for impedance minimization and framework to dynamically alter sense and reference voltages based on information about distributed impedance, silicon speed, and scheduled load activity. Studies show guard band reduction by several tens of mV.","PeriodicalId":403235,"journal":{"name":"2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPS.2018.8534272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Voltage guard bands required to safeguard against load transient induced voltage undershoots result in power and performance penalties for high performance CPUs. This paper presents design techniques for impedance minimization and framework to dynamically alter sense and reference voltages based on information about distributed impedance, silicon speed, and scheduled load activity. Studies show guard band reduction by several tens of mV.
通过阻抗减小和动态电压调度方案实现保护带最小化
电压保护带需要防止负载瞬态感应电压过低导致高性能cpu的功率和性能损失。本文介绍了阻抗最小化的设计技术,以及基于分布阻抗、硅速度和计划负载活动的信息动态改变感测电压和参考电压的框架。研究表明,保护带减少了几十毫伏。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信