Multilayer Printed Circuit Interconnection Techniques

A. Levy
{"title":"Multilayer Printed Circuit Interconnection Techniques","authors":"A. Levy","doi":"10.1109/TPEP.1964.1136546","DOIUrl":null,"url":null,"abstract":"Proponents of the various miniaturization techniques claim advantages of: reduced size, weight and cost, and increased reliability. Reduction in size and weight are obvious consequences of the technique. Reduced cost and improved reliability are still to be proven. Shrinking electronic assemblies and sub-assemblies bring about interconnection problems to the packaging engineer. Interconnecting devices are not only a factor in weight and size, but are a weak link in the reliability chain of the complete electronic system. These matters are considered in this report with especial attention to multilayer printed circuit boards.","PeriodicalId":313371,"journal":{"name":"IEEE Transactions on Product Engineering and Production","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1964-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Product Engineering and Production","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TPEP.1964.1136546","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Proponents of the various miniaturization techniques claim advantages of: reduced size, weight and cost, and increased reliability. Reduction in size and weight are obvious consequences of the technique. Reduced cost and improved reliability are still to be proven. Shrinking electronic assemblies and sub-assemblies bring about interconnection problems to the packaging engineer. Interconnecting devices are not only a factor in weight and size, but are a weak link in the reliability chain of the complete electronic system. These matters are considered in this report with especial attention to multilayer printed circuit boards.
多层印刷电路互连技术
各种小型化技术的支持者声称其优点是:尺寸、重量和成本更小,可靠性更高。尺寸和重量的减小是这项技术的明显结果。降低成本和提高可靠性仍有待验证。电子组件和子组件的缩小给封装工程师带来了互连问题。互连设备不仅是重量和尺寸的一个因素,而且是整个电子系统可靠性链中的一个薄弱环节。本报告对这些问题进行了讨论,并特别关注多层印刷电路板。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信