Super compact RFIC inductors in 0.18 /spl mu/m CMOS with copper interconnects

H. Feng, G. Jelodin, Ke Gong, R. Zhan, Q. Wu, C. Chen, Albert Wang
{"title":"Super compact RFIC inductors in 0.18 /spl mu/m CMOS with copper interconnects","authors":"H. Feng, G. Jelodin, Ke Gong, R. Zhan, Q. Wu, C. Chen, Albert Wang","doi":"10.1109/MWSYM.2002.1011680","DOIUrl":null,"url":null,"abstract":"Design of super compact on-chip inductors with deep-shrunk dimension of 22 /spl mu/m/spl times/23 /spl mu/m, as opposed to several hundreds /spl mu/m by several hundreds gm, is reported. Implemented in a 6-metal all-copper 0.18 /spl mu/m CMOS process, a flat inductor value of 10 nH up to 4 GHz, satisfactory to many typical RFIC applications, is achieved. The aggressive shrinkage reduces parasitic capacitance substantially and makes it realistic and cost-effective to realize single-chip RFICs in very deep sub-micron technologies. A new inductor model is proposed for accuracy. A 2.4 GHz LNA circuit with on-chip matching using the compact inductor is demonstrated.","PeriodicalId":299621,"journal":{"name":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","volume":"72 7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"24","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2002.1011680","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 24

Abstract

Design of super compact on-chip inductors with deep-shrunk dimension of 22 /spl mu/m/spl times/23 /spl mu/m, as opposed to several hundreds /spl mu/m by several hundreds gm, is reported. Implemented in a 6-metal all-copper 0.18 /spl mu/m CMOS process, a flat inductor value of 10 nH up to 4 GHz, satisfactory to many typical RFIC applications, is achieved. The aggressive shrinkage reduces parasitic capacitance substantially and makes it realistic and cost-effective to realize single-chip RFICs in very deep sub-micron technologies. A new inductor model is proposed for accuracy. A 2.4 GHz LNA circuit with on-chip matching using the compact inductor is demonstrated.
超紧凑型RFIC电感,采用0.18 /spl μ m CMOS,铜互连
本文报道了一种超小型片上电感器的设计,其深度缩小尺寸为22 /spl μ m/ /spl × /23 /spl μ m,而不是几百/spl μ m ×几百克。采用6金属全铜0.18 /spl mu/m CMOS工艺,实现了10 nH高达4 GHz的扁平电感值,满足许多典型RFIC应用。大幅度的收缩大大降低了寄生电容,使得在非常深的亚微米技术中实现单芯片rfic更加现实和经济。为了提高精度,提出了一种新的电感模型。演示了采用该紧凑型电感器实现片上匹配的2.4 GHz LNA电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信