A real-time video-image mapping using polygon rendering techniques

T. Ikedo
{"title":"A real-time video-image mapping using polygon rendering techniques","authors":"T. Ikedo","doi":"10.1109/MMCS.1997.609585","DOIUrl":null,"url":null,"abstract":"This work proposes a new hardware architecture for a video-mapping processor, a key technology for generation of realistic visual images in the multimedia age. The processor combines a polygon renderer, reverse-projection processor, video-pattern cache, pattern scaler, shading processor and pixel cache. Real-time mapping of refreshed video images into animated computer graphic images is performed in parallel with a 3.8 ns max/mapped pixel. The system is implemented in the Truga001 singlechip graphics processor of 940,000 gates in 0.3μ CMOS, developed at the University of Aizu. This paper describes the mechanism of video mapping, architecture and performance evaluation.","PeriodicalId":302885,"journal":{"name":"Proceedings of IEEE International Conference on Multimedia Computing and Systems","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE International Conference on Multimedia Computing and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MMCS.1997.609585","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This work proposes a new hardware architecture for a video-mapping processor, a key technology for generation of realistic visual images in the multimedia age. The processor combines a polygon renderer, reverse-projection processor, video-pattern cache, pattern scaler, shading processor and pixel cache. Real-time mapping of refreshed video images into animated computer graphic images is performed in parallel with a 3.8 ns max/mapped pixel. The system is implemented in the Truga001 singlechip graphics processor of 940,000 gates in 0.3μ CMOS, developed at the University of Aizu. This paper describes the mechanism of video mapping, architecture and performance evaluation.
一个实时视频图像映射使用多边形渲染技术
本文提出了一种新的视频映射处理器硬件架构,视频映射处理器是多媒体时代生成逼真视觉图像的关键技术。该处理器结合了多边形渲染器、反向投影处理器、视频模式缓存、模式缩放器、阴影处理器和像素缓存。刷新视频图像到动画计算机图形图像的实时映射以3.8 ns /映射像素并行执行。该系统是在日本会津大学开发的Truga001单片机图形处理器上实现的,该处理器具有94万个栅极,采用0.3μ CMOS芯片。本文介绍了视频映射的实现机制、体系结构和性能评价。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信