Performance Analysis of FinFET device Using Qualitative Approach for Low-Power applications

Shekhar Verma, S. Tripathi, Mohinder Bassi
{"title":"Performance Analysis of FinFET device Using Qualitative Approach for Low-Power applications","authors":"Shekhar Verma, S. Tripathi, Mohinder Bassi","doi":"10.1109/DEVIC.2019.8783754","DOIUrl":null,"url":null,"abstract":"The introduction of Field Effect Transistor (FinFET) Technology played a leading contender in today microelectronics. FinFET structure allows to scale the device at sub-nanometer. Short channel effects can be suppressed by formation of ultra-thin fin in FinFET device. In this paper we compared the performance of the 20nm FinFET device by using different dielectric materials. We have considered only n-channel FinFET device. Simulation carried on the electron mobility, potential distribution, energy band of hole and electron, on-off current ratio (Ion/Ioff) and power dissipation of device with respect to the applied gate voltage. Mobility enhancement and higher current ratio (Ion/Ioff) is observed in proposed FinFET device having high k-dielectric material at lower voltage. This designed can be useful for low power applications due to low power dissipation. In high k-dielectric material, 1.41% improvement is observed in potential voltage with respect to low k- dielectric material when $\\mathbf{V}_{\\mathbf{gs}}$ at low voltage and 0.98% improvement is observed when $\\mathbf{V}_{\\mathbf{gs}}$ at high voltage. In high k- dielectric material 15% hike is observed in the energy conduction band as compared to low k-dielectric material when $\\mathbf{V}_{\\mathbf{gs}}$ at low voltage and 14% hike is observed when $\\mathbf{v}_{\\mathbf{gs}}$ at high voltage.","PeriodicalId":294095,"journal":{"name":"2019 Devices for Integrated Circuit (DevIC)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Devices for Integrated Circuit (DevIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DEVIC.2019.8783754","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18

Abstract

The introduction of Field Effect Transistor (FinFET) Technology played a leading contender in today microelectronics. FinFET structure allows to scale the device at sub-nanometer. Short channel effects can be suppressed by formation of ultra-thin fin in FinFET device. In this paper we compared the performance of the 20nm FinFET device by using different dielectric materials. We have considered only n-channel FinFET device. Simulation carried on the electron mobility, potential distribution, energy band of hole and electron, on-off current ratio (Ion/Ioff) and power dissipation of device with respect to the applied gate voltage. Mobility enhancement and higher current ratio (Ion/Ioff) is observed in proposed FinFET device having high k-dielectric material at lower voltage. This designed can be useful for low power applications due to low power dissipation. In high k-dielectric material, 1.41% improvement is observed in potential voltage with respect to low k- dielectric material when $\mathbf{V}_{\mathbf{gs}}$ at low voltage and 0.98% improvement is observed when $\mathbf{V}_{\mathbf{gs}}$ at high voltage. In high k- dielectric material 15% hike is observed in the energy conduction band as compared to low k-dielectric material when $\mathbf{V}_{\mathbf{gs}}$ at low voltage and 14% hike is observed when $\mathbf{v}_{\mathbf{gs}}$ at high voltage.
基于定性方法的低功耗FinFET器件性能分析
场效应晶体管(FinFET)技术的引入在当今微电子领域发挥了领先的竞争优势。FinFET结构允许器件在亚纳米级进行缩放。在FinFET器件中,超薄翅片的形成可以抑制短通道效应。本文比较了采用不同介质材料制备的20nm FinFET器件的性能。我们只考虑了n通道FinFET器件。对器件的电子迁移率、电势分布、空穴和电子能带、通断电流比(Ion/Ioff)和功耗随外加栅极电压的变化进行了仿真。在较低电压下,采用高k介电材料的FinFET器件可提高迁移率和电流比(Ion/Ioff)。由于功耗低,该设计可用于低功耗应用。在高k介电材料中,当$\mathbf{V}_{\mathbf{gs}}$处于低k介电材料时,电位电压提高了1.41%;当$\mathbf{V}_{\mathbf{gs}}$处于高压时,电位电压提高了0.98%。在高k介电材料中,与低k介电材料相比,$\mathbf{V}_{\mathbf{gs}}$在低电压下的导能带增加了15%,$\mathbf{V}_{\mathbf{gs}}$在高电压下的导能带增加了14%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信