Design and Performance Analysis of MZI Based 2 × 2 Reversible XOR Logic Gate

K. K. Upadhyay, Saumya Srivastava, Vanya Arun, N. K. Mishra, N. K. Shukla
{"title":"Design and Performance Analysis of MZI Based 2 × 2 Reversible XOR Logic Gate","authors":"K. K. Upadhyay, Saumya Srivastava, Vanya Arun, N. K. Mishra, N. K. Shukla","doi":"10.1109/RAETCS.2018.8443863","DOIUrl":null,"url":null,"abstract":"In this paper firstly the model of 2 × 2 reversible logic XOR gate is proposed after that the performance of proposed designed is evaluated. With the increasing flow of information, the data rate is also increasing rapidly. It increases the heat dissipation in the circuit due to loss of data information. Usually data rate is very high in the electronic processor, it dissipate more heat. Hence this model will be very helpful for solving this problem. Evaluated performance of this model is based on the value of quality factor and extinction ratio. The quality factor and extinction ratio is evaluated under different condition. The average extinction ratio of the design is 19.58dB and the average Quality factor is 53.03dB. The optical cost of the proposed circuit is 1.","PeriodicalId":131311,"journal":{"name":"2018 Recent Advances on Engineering, Technology and Computational Sciences (RAETCS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 Recent Advances on Engineering, Technology and Computational Sciences (RAETCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RAETCS.2018.8443863","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper firstly the model of 2 × 2 reversible logic XOR gate is proposed after that the performance of proposed designed is evaluated. With the increasing flow of information, the data rate is also increasing rapidly. It increases the heat dissipation in the circuit due to loss of data information. Usually data rate is very high in the electronic processor, it dissipate more heat. Hence this model will be very helpful for solving this problem. Evaluated performance of this model is based on the value of quality factor and extinction ratio. The quality factor and extinction ratio is evaluated under different condition. The average extinction ratio of the design is 19.58dB and the average Quality factor is 53.03dB. The optical cost of the proposed circuit is 1.
基于MZI的2 × 2可逆异或逻辑门的设计与性能分析
本文首先提出了2 × 2可逆逻辑异或门的模型,然后对所设计的器件的性能进行了评价。随着信息流的不断增加,数据速率也在迅速提高。由于数据信息的丢失,增加了电路的散热。通常数据速率很高的电子处理器,它散发更多的热量。因此,该模型将有助于解决这一问题。该模型的性能评价是基于质量因子和消光比的值。对不同条件下的质量因子和消光比进行了评价。设计的平均消光比为19.58dB,平均品质因子为53.03dB。该电路的光开销为1。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信