An Asynchronous Low Power Viterbi Decoder Implemented With Gate Diffusion Input Technique

B. Velan, Jegan Antony Marcilin.L, N. Nandhitha
{"title":"An Asynchronous Low Power Viterbi Decoder Implemented With Gate Diffusion Input Technique","authors":"B. Velan, Jegan Antony Marcilin.L, N. Nandhitha","doi":"10.1109/ICPEDC47771.2019.9036633","DOIUrl":null,"url":null,"abstract":"In the present electronic industry, as the technology evolves, a necessary research work to be carried out to integrate a large number of transistor in a minimal area.Hence GDI Technique would be a best choice for the designer to improve the Speed, area, power and power delay product, rather than designing the Digital logic circuits using only CMOS Technique. Also the GDI technique can be a replacement of pass transistor logic. In this paper GDI and CMOS Technique based Viterbi Decoder were Designed, Compared and Tabulated","PeriodicalId":426923,"journal":{"name":"2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC)","volume":"144 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPEDC47771.2019.9036633","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In the present electronic industry, as the technology evolves, a necessary research work to be carried out to integrate a large number of transistor in a minimal area.Hence GDI Technique would be a best choice for the designer to improve the Speed, area, power and power delay product, rather than designing the Digital logic circuits using only CMOS Technique. Also the GDI technique can be a replacement of pass transistor logic. In this paper GDI and CMOS Technique based Viterbi Decoder were Designed, Compared and Tabulated
采用门扩散输入技术实现的异步低功耗维特比解码器
在当前的电子工业中,随着技术的发展,如何在最小的面积内集成大量的晶体管是一项必要的研究工作。因此,GDI技术将是设计人员提高产品速度、面积、功耗和功耗延迟的最佳选择,而不是只使用CMOS技术设计数字逻辑电路。此外,GDI技术可以替代通管逻辑。本文对基于GDI和CMOS技术的维特比解码器进行了设计、比较和制表
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信