Design of a low power 5-GHz frequency synthesizer for WSN applications

Zhiqun Li, Q. Cao, Xiaodong Qi, Shuangshuang Zheng
{"title":"Design of a low power 5-GHz frequency synthesizer for WSN applications","authors":"Zhiqun Li, Q. Cao, Xiaodong Qi, Shuangshuang Zheng","doi":"10.1109/RFIT.2012.6401669","DOIUrl":null,"url":null,"abstract":"A fully integrated 5-GHz PLL frequency synthesizer for WSN applications has been designed and implemented in 0.18μm CMOS technology. With automatic current calibration technique (ACC), the VCO could maintain a good performance under a small current consumption of about 0.3mA. Phase switching technique is used in the frequency divider to reduce power consumption. Using a 1.8V supply voltage, the measured power consumption is 12mW and the phase noise is -111.13dBc/Hz at 1MHz offset.","PeriodicalId":187550,"journal":{"name":"2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIT.2012.6401669","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A fully integrated 5-GHz PLL frequency synthesizer for WSN applications has been designed and implemented in 0.18μm CMOS technology. With automatic current calibration technique (ACC), the VCO could maintain a good performance under a small current consumption of about 0.3mA. Phase switching technique is used in the frequency divider to reduce power consumption. Using a 1.8V supply voltage, the measured power consumption is 12mW and the phase noise is -111.13dBc/Hz at 1MHz offset.
无线传感器网络低功耗5ghz频率合成器的设计
采用0.18μm CMOS技术设计并实现了用于WSN应用的全集成5 ghz锁相环频率合成器。采用自动电流校准技术(automatic current calibration technology, ACC), VCO在0.3mA的小电流消耗下仍能保持良好的工作性能。分频器采用相开关技术来降低功耗。在1.8V电源电压下,测量功耗为12mW,相位噪声为-111.13dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信