Undamped inductive switching of integrated quasi-vertical DMOSFETs

Abstract

This investigation explores the unclamped inductive switching (UIS) performance and failure mechanisms of 60 V quasi-vertical N-channel DMOSFETs through measurement and numerical device simulation. The non-uniform current distributions that arise inside the DMOS during UIS are analyzed and the effects of local self-heating are investigated.