Dynamic hardware-software partitioning on reconfigurable system-on-chip

Abstract

This paper introduces a computer architecture suitable for embedded real-time applications where low power consumption is a requirement. This is achieved through the use of a hybrid hardware-software system. A system architecture is proposed which allows for modules of a system to be implemented in either hardware or software. Implementation choices may be made dynamically based on the loading of the host microprocessor, in a multi-tasking environment. An approach to inter-module communications is described along with how this is affected by dynamic configuration. Acoustic echo cancellation through the use of the maximal length correlation technique is used as an application example. Implementation as a hybrid hardware-software system is examined. An example partitioning arrangement shows total bus bandwidth utilization to be approximately 1%.