Design and development of low cost multicore processor for parallel computation

Ankit Bansal, Prerna Saini
{"title":"Design and development of low cost multicore processor for parallel computation","authors":"Ankit Bansal, Prerna Saini","doi":"10.1109/CCINTELS.2016.7878234","DOIUrl":null,"url":null,"abstract":"This paper presents the design of RISC architecture based multicore processor using the Xilinx® development platform for designing and Spartan-6 FPGA for the implementation of the architecture. The light weight multithreaded kernel module is implemented on the top of the architecture to demonstrate the parallel programming potentials on the same. A task assigned to the processor is managed by the OS which also controls the traffic At the end of the paper benchmarking and profiling results are mentioned, which bring to the close that the design mentioned in this paper gives better results with its counterparts.","PeriodicalId":158982,"journal":{"name":"2016 2nd International Conference on Communication Control and Intelligent Systems (CCIS)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 2nd International Conference on Communication Control and Intelligent Systems (CCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCINTELS.2016.7878234","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents the design of RISC architecture based multicore processor using the Xilinx® development platform for designing and Spartan-6 FPGA for the implementation of the architecture. The light weight multithreaded kernel module is implemented on the top of the architecture to demonstrate the parallel programming potentials on the same. A task assigned to the processor is managed by the OS which also controls the traffic At the end of the paper benchmarking and profiling results are mentioned, which bring to the close that the design mentioned in this paper gives better results with its counterparts.
用于并行计算的低成本多核处理器的设计与开发
本文介绍了基于RISC架构的多核处理器的设计,采用Xilinx®开发平台进行设计,并用Spartan-6 FPGA实现该架构。在该体系结构的顶层实现了轻量级多线程内核模块,以展示在该体系结构上并行编程的潜力。分配给处理器的任务由操作系统管理,操作系统也控制流量。本文最后提到了基准测试和分析结果,表明本文所提到的设计比同类设计具有更好的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信