Extending C/ID Methodology for Optimal Implementation of Single-Stage Discrete-Time Amplifiers

Sakthidasan Kalidasan, A. Tajalli
{"title":"Extending C/ID Methodology for Optimal Implementation of Single-Stage Discrete-Time Amplifiers","authors":"Sakthidasan Kalidasan, A. Tajalli","doi":"10.1109/SMACD58065.2023.10192114","DOIUrl":null,"url":null,"abstract":"A flow to develop single-stage Discrete-Time (DT) amplifiers based on a set of given requirements, including speed and noise specifications, will be introduced. To reduce the computational complexity of the proposed design flow, C/ID methodology has been employed as the baseline. To demonstrate effectiveness of the proposed design flow, a DT amplifier will be developed to satisfy target performance parameters, namely speed, voltage gain, and noise, when consumption is minimized. The performance of the resulted design shows less than 3% error with respect to the target values. Low complexity of the flow, together with high achievable precision, makes the proposed approach a very appropriate choice for developing analog Electronic Design Automation (EDA) tools.","PeriodicalId":239306,"journal":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"117 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD58065.2023.10192114","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A flow to develop single-stage Discrete-Time (DT) amplifiers based on a set of given requirements, including speed and noise specifications, will be introduced. To reduce the computational complexity of the proposed design flow, C/ID methodology has been employed as the baseline. To demonstrate effectiveness of the proposed design flow, a DT amplifier will be developed to satisfy target performance parameters, namely speed, voltage gain, and noise, when consumption is minimized. The performance of the resulted design shows less than 3% error with respect to the target values. Low complexity of the flow, together with high achievable precision, makes the proposed approach a very appropriate choice for developing analog Electronic Design Automation (EDA) tools.
扩展C/ID方法优化实现单级离散时间放大器
将介绍基于一组给定要求(包括速度和噪声规格)开发单级离散时间(DT)放大器的流程。为了降低所提出的设计流程的计算复杂度,采用C/ID方法作为基准。为了证明所提出的设计流程的有效性,将开发一个DT放大器,以满足目标性能参数,即速度,电压增益和噪声,当消耗最小。结果设计的性能显示相对于目标值误差小于3%。流程的低复杂性以及可实现的高精度使该方法成为开发模拟电子设计自动化(EDA)工具的非常合适的选择。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信