32-bit RISC CPU Based on MIPS-Instruction Decoder Module Design

Abstract

In this paper, through analysis of function and working theory of RISC CPU instruction decoder module, we design instruction decoder module of 32-bit CPU. The instruction decoder includes register file¿write back data to register file¿sign bit extend¿relativity check , and it is simulated on QuartusII successfully