A charge recycle refresh for Gb-scale DRAMs in file applications

Abstract

A low-power charge recycle refresh featuring alternative operation of two arrays was proposed. After amplification in the first array, the charges in that array are transferred to the other array, where they are recycled for half the amplification there. The data-line current dissipation is only half that of the conventional refresh operation, and the voltage bounce of the power supply line is also reduced. This technique can reduce the data retention current in Gb-scale or subGb-scale DRAMs, where the reduction of data-retention current by extending the refresh period is limited by the cell retention time.