A unified circuit model for ferroelectrics

K. Auluck, E. Kan, S. Rajwade
{"title":"A unified circuit model for ferroelectrics","authors":"K. Auluck, E. Kan, S. Rajwade","doi":"10.1109/SISPAD.2014.6931585","DOIUrl":null,"url":null,"abstract":"We present a physical circuit model for polarization reversal dynamics in ferroelectrics, which is implemented in Verilog-A, validated with PZT measurements and applicable in all operation modes for bulk, epitaxial and polycrystalline thin films. Consistent treatment of field-driven polarization not only gives accurate step-voltage responses across many decades in time, but also reproduces frequency and amplitude dependent P-E and I-V hysteresis loops for ferroelectric MIM capacitors. FE-RAM and gate-stack FE-FET circuit simulations are experimentally verified.","PeriodicalId":101858,"journal":{"name":"2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"140 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2014.6931585","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

We present a physical circuit model for polarization reversal dynamics in ferroelectrics, which is implemented in Verilog-A, validated with PZT measurements and applicable in all operation modes for bulk, epitaxial and polycrystalline thin films. Consistent treatment of field-driven polarization not only gives accurate step-voltage responses across many decades in time, but also reproduces frequency and amplitude dependent P-E and I-V hysteresis loops for ferroelectric MIM capacitors. FE-RAM and gate-stack FE-FET circuit simulations are experimentally verified.
铁电体的统一电路模型
我们提出了一个铁电体极化反转动力学的物理电路模型,该模型在Verilog-A中实现,通过PZT测量验证,适用于块体、外延和多晶薄膜的所有工作模式。场驱动极化的一致处理不仅可以在几十年的时间内提供准确的步进电压响应,而且还可以重现铁电MIM电容器的频率和振幅相关的P-E和I-V滞后回路。实验验证了FE-RAM和栅极堆FE-FET电路的仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信