NPT-IGBT-optimizing for manufacturability

D. Burns, I. Deram, J. Mello, J. Morgan, I. Wan, F. Robb
{"title":"NPT-IGBT-optimizing for manufacturability","authors":"D. Burns, I. Deram, J. Mello, J. Morgan, I. Wan, F. Robb","doi":"10.1109/ISPSD.1996.509509","DOIUrl":null,"url":null,"abstract":"High-voltage NPT-IGBTs (non-punchthrough IGBTs) offer reasonable on-state voltages, high short-circuit ruggedness, and minimal turn-off losses without lifetime killing. In addition, NPT-IGBTs have the potential to reduce fabrication costs as compared to conventional epitaxial IGBTs because they are fabricated on low cost bulk silicon substrates, while conventional IGBTs utilize thick, expensive epitaxial layers. The key to realizing this potential cost savings, however, is the development of a manufacturable thin-wafer back end process flow. This paper will discuss NPT-IGBT process optimization, aimed at increased manufacturability. Starting material specifications, backside process optimization, and thin-wafer manufacturability issues are addressed.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"279 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1996.509509","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

High-voltage NPT-IGBTs (non-punchthrough IGBTs) offer reasonable on-state voltages, high short-circuit ruggedness, and minimal turn-off losses without lifetime killing. In addition, NPT-IGBTs have the potential to reduce fabrication costs as compared to conventional epitaxial IGBTs because they are fabricated on low cost bulk silicon substrates, while conventional IGBTs utilize thick, expensive epitaxial layers. The key to realizing this potential cost savings, however, is the development of a manufacturable thin-wafer back end process flow. This paper will discuss NPT-IGBT process optimization, aimed at increased manufacturability. Starting material specifications, backside process optimization, and thin-wafer manufacturability issues are addressed.
npt - igbt可制造性优化
高压npt - igbt(非穿孔igbt)提供合理的导通电压,高短路坚固性和最小的关断损耗,而不会导致寿命终止。此外,与传统的外延igbt相比,npt - igbt具有降低制造成本的潜力,因为它们是在低成本的大块硅衬底上制造的,而传统的igbt使用厚而昂贵的外延层。然而,实现这种潜在成本节约的关键是开发可制造的薄晶片后端工艺流程。本文将讨论NPT-IGBT工艺优化,旨在提高可制造性。起始材料规格,背面工艺优化,和薄晶圆制造性问题的解决。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信