Synchronization concept for the characterization of integrated circuits with multi-gigabit receivers and a slow feedback channel

Abstract

This paper presents an off-line synchronization concept for the characterization of integrated circuits with receivers operating in the Gb/s range. The concept relies on the use of a programmable FPGA board with fast transmitters, a configurable delay board and an undersampling test register at the receiver side.