Enabling 3D NAND Trench Cells for Scaled Flash Memories

S. Rachidi, S. Ramesh, L. Breuil, Z. Tao, D. Verreck, G. Donadio, A. Arreghini, G. V. D. Bosch, M. Rosmeulen
{"title":"Enabling 3D NAND Trench Cells for Scaled Flash Memories","authors":"S. Rachidi, S. Ramesh, L. Breuil, Z. Tao, D. Verreck, G. Donadio, A. Arreghini, G. V. D. Bosch, M. Rosmeulen","doi":"10.1109/IMW56887.2023.10145992","DOIUrl":null,"url":null,"abstract":"3D Trench cells with a vertical flat channel have been proposed to increase the cell density over 3D NAND gate-all-around (GAA). In this work, we investigate the device characteristics of Trench cells. In absence of curvature, Trench cells exhibit inferior program and erase in comparison to a GAA reference. However, the memory window of Trench cells is significantly improved with channel width scaling, gate stack engineering and metal gate integration. This study also provides a basis for design and fabrication of future ultradense 3D NAND memories based on the Trench architecture.","PeriodicalId":153429,"journal":{"name":"2023 IEEE International Memory Workshop (IMW)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Memory Workshop (IMW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW56887.2023.10145992","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

3D Trench cells with a vertical flat channel have been proposed to increase the cell density over 3D NAND gate-all-around (GAA). In this work, we investigate the device characteristics of Trench cells. In absence of curvature, Trench cells exhibit inferior program and erase in comparison to a GAA reference. However, the memory window of Trench cells is significantly improved with channel width scaling, gate stack engineering and metal gate integration. This study also provides a basis for design and fabrication of future ultradense 3D NAND memories based on the Trench architecture.
为缩放闪存启用3D NAND沟槽单元
为了提高三维NAND栅极全能(GAA)的密度,提出了具有垂直平坦通道的三维沟槽单元。在这项工作中,我们研究了沟槽电池的器件特性。在没有曲率的情况下,沟槽细胞表现出较差的程序和擦除,与GAA参考相比。然而,沟槽单元的记忆窗口通过通道宽度缩放、栅极堆叠工程和金属栅极集成得到显著改善。该研究也为未来基于Trench架构的超密集3D NAND存储器的设计和制造提供了基础。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信