An efficient signature loading mechanism for memory repair

Abstract

Built-in Self-Test (BIST) and Built-In Self-Repair (BISR) have been widely used for embedded memories test and repair purposes. One of the disadvantages of these circuits is the memory repair signature delivery process at what is typically known as hard repair flow. In this paper, a memory repair signature loading mechanism is introduced, which significantly reduces memory repair organization time.