An Analogue Multiplier using CNTFET Technology

Seyedehsomayeh Hatefinasab
{"title":"An Analogue Multiplier using CNTFET Technology","authors":"Seyedehsomayeh Hatefinasab","doi":"10.37394/23204.2020.19.8","DOIUrl":null,"url":null,"abstract":"The endeavor to overcome problems of complementary metal oxide semiconductor technology makes the advent of Carbon nanotube field effect transistor (CNTFET). Improvement of structure transistor CNTFET makes higher mobility and electrostatics of gate electrons. Therefore, many analog circuits are now designed based on CNTFET technology. This paper presents a low power current mode four-quadrant analog multiplier based on CNTFET and CMOS technologies. All simulations were done with the synopsys Hspice simulator using 32nm CNTFET model from Stanford University and 32nm CMOS from PTM library at a supply voltage of 3.3 v. It was shown that the simulation of a multiplier based on CNTFET technology performs better than a multiplier based on CMOS technology.","PeriodicalId":330638,"journal":{"name":"WSEAS TRANSACTIONS ON COMMUNICATIONS","volume":"120 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-05-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"WSEAS TRANSACTIONS ON COMMUNICATIONS","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.37394/23204.2020.19.8","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The endeavor to overcome problems of complementary metal oxide semiconductor technology makes the advent of Carbon nanotube field effect transistor (CNTFET). Improvement of structure transistor CNTFET makes higher mobility and electrostatics of gate electrons. Therefore, many analog circuits are now designed based on CNTFET technology. This paper presents a low power current mode four-quadrant analog multiplier based on CNTFET and CMOS technologies. All simulations were done with the synopsys Hspice simulator using 32nm CNTFET model from Stanford University and 32nm CMOS from PTM library at a supply voltage of 3.3 v. It was shown that the simulation of a multiplier based on CNTFET technology performs better than a multiplier based on CMOS technology.
采用CNTFET技术的模拟乘法器
为了克服互补金属氧化物半导体技术存在的问题,碳纳米管场效应晶体管(CNTFET)应运而生。晶体管结构的改进使栅极电子的迁移率和静电性能提高。因此,现在许多模拟电路都是基于CNTFET技术设计的。本文提出了一种基于CNTFET和CMOS技术的低功率电流模式四象限模拟乘法器。所有仿真均使用synopsys Hspice模拟器,采用斯坦福大学的32nm CNTFET模型和PTM库中的32nm CMOS,在3.3 v的电源电压下进行。结果表明,基于CNTFET技术的乘法器仿真效果优于基于CMOS技术的乘法器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信